
932S890C
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
IDT
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
17
932S890C
REV D 052011
SMBUS Table: CPU Output Divider Register
Byte
20
Name
Control Function
Type
0
1
Default
Bit 7
CPU N Div0
LSB N Divider Programming
R W
X
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
CPUDiv3
R W
0000:/2 ; 0100:/4
1000:/8 ; 1100:/16
X
Bit 2
CPUDiv2
R W
0001:/3 ; 0101:/6
1001:/12 ; 1101:/24
X
Bit 1
CPUDiv1
R W
0010:/5 ; 0110:/10
1010:/20 ; 1110:/40
X
Bit 0
CPUDiv0
R W
0011:/9 ; 0111:/18
1011:/36 ; 1111:/72
X
Reserved
Byte 20 has the N Divider LSB (bit 0) for CPU M/N
CPU Divider Ratio
Programming Bits
Bytes 21 to 63 Are Reserved
Reserved
CPU, SRC and PCI D ivider Ratios
D iv(3:0)
0000
0001
0010
0011
0100
0101
0110
0111 1000 1001 1010 1011 1100 1101 1110 1111
Divider
2
3
5
15
4
6
10
30
8
12
20
60162440
120